1. Design of a process variation tolerant self-repairing SRAM for yield enhancement in Nanoscaled CMOS;Mukhopadhyay;IEEE JSSC,2005
2. Kang K, Alam MA, Roy K. Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ. In: IEEE International Test Conference; 2007.
3. The negative bias temperature instability in MOS devices: a review;Stathis;Microelectron Reliab,2006
4. Alam MA. A critical examination of the mechanics of dynamic NBTI for pMOSFETs. In: International Electron Device Meeting; 2003. p. 346–9.
5. Semiconductor Industry Association, The International Technology Roadmap for Semiconductors; 2010. .