1. A. Goda and K. Parat, “Scaling directions for 2D and 3D NAND cells,” in Proc. IEEE IEDM, Dec. 2012, pp. 2.1.1–2.1.4.
2. H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi and A. Nitayama, “Bit cost scalable technology with punch and plug process for ultra high density flash memory,” in VLSI Symp. Tech. Dig., 2007, pp. 14–15.
3. R. Katsumata, M. Kito, Y. Fukuzumi, M. Kido, H. Tanaka, Y. Komori, M. Ishiduki, J. Matsunami, T. Fujiwara, Y. Nagata, L. Zhang, Y. Iwata, R. Kirisawa, H. Aochi and A. Nitayama, “Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices,” in VLSI Symp. Tech. Dig., 2009, pp. 136–137.
4. J. Jang, H. S. Kim, W. Cho, H. Cho, J. Kim, S. I. Shim, Y. Jang, J. H. Jeong, B. K. Son, D. W. Kim, K. Kim, J. J. Shim, J. S. Lim, K. H. Kim, S. Y. Yi, J. Y. Lim, D. Chung, H. C. Moon, S. Hwang, J. W. Lee, Y. H. Son, U. I. Chung and W.S. Lee, “Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory,” in VLSI Symp. Tech. Dig., 2009, pp. 192–193.
5. J. Kim, A. J. Hong, S. M. Kim, E. B. Song, J. H. Park, J. Han, S. Choi, D. Jang, J. T. Moon, and K. L. Wang, “Novel vertical-stacked-array-transistor (VSAT) for ultrahigh-density and cost-effective NAND flash memory devices and SSD (solid state drive),” in VLSI Symp. Tech. Dig., 2009, pp. 186–187.