Author:
Kurniawan Erry Dwi,Yang Hao,Lin Chia-Chou,Wu Yung-Chun
Funder
Ministry of Science and Technology, Taiwan
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference13 articles.
1. Device scaling limits of Si MOSFETs and their application dependencies;Frank;Proc. IEEE,2001
2. FinFET scaling to 10nm gate length;Bin,2002
3. Study on a scaling length model for tapered tri-gate FinFET based on 3-D simulation and analytical analysis;Ko;IEEE Transactions on Electron Devices,2013
4. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors;Auth,2012
5. A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications;Jan,2012
Cited by
22 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献