Author:
Yeo Alfred,Ebersberger Bernd,Lee Charles
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference16 articles.
1. Flip chip solder joint reliability analysis using viscoplastic and elastic–plastic-creep constitutive models;Yeo;IEEE Trans Compon Packag Technol,2006
2. SEMATECH, International Technology Roadmap for Semiconductor, Assembly and Packaging, 2006 Update and 2007 Edition. .
3. EIA/JEDEC Standard No. 33-A, Standard method for measuring and using the temperature coefficient of resistance to determine the temperature of a metallization line. Electronics Industries Association Engineering Department, October 1995.
4. Yeo A, Wong FL, Lee C. Development of novel joint resistance modeling technique for flip chip interconnection systems. In: Proceedings of 31st IEMT, Putrajaya, Malaysia, November 2006. p. 115–9.
5. Geometrical effect of bump resistance for flip-chip solder joints: finite-element modeling and experimental results;Liang;J Electron Mater,2006
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献