1. Design and integration of novel SCR-based devices for ESD protection in CMOS/BiCMOS technologies;Salcedo;IEEE Trans Electron Devices,2005
2. Chun-Yu L, Ming-Dou K. Low-capacitance SCR with Waffle layout structure for on-chip ESD protection in RF ICs. In: Radio frequency integrated circuits (RFIC) symposium, 2007 IEEE; 2007. p. 749–52.
3. ESD: physics and devices;Voldman,2004
4. Mergens MPJ, Russ CC, Verhaege KG, Armer J, Jozwiak PC, Mohn R, et al. Diode-triggered SCR (DTSCR) for RF-ESD protection of BiCMOS SiGe HBTs and CMOS ultra-thin gate oxides. In: Electron devices meeting, IEDM ‘03 technical digest, IEEE International; 2003. p. 21.3.1–.4.
5. ESD: RF technology and circuits;Voldman,2006