Author:
Loayza Jorge,Guitard Nicolas,Allard Bruno,Phung Luong Viêt,Jacquier Blaise,Galy Philippe
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference22 articles.
1. Sub-micron chip ESD protection schemes which avoid avalanching junctions;Worley;Electrical Overstress/Electrostatic Discharge Symposium,1995
2. ESD design challenges in 28 nm hybrid FDSOI/Bulk advanced CMOS process;Dray,2012
3. A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies;Smith;Microelectron. Reliab.,2005
4. Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies;Stockinger,2003
5. Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI;Ker;IEEE Trans. Electron Devices,1999
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献