Author:
Canet P.,Postel-Pellerin J.,Ogier J.L.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference7 articles.
1. Pio F, et al. NVM test structure and NVM reliability test method. US Patent no. 6.128.219, October 3; 2000.
2. Le Roux C. Reliability study of non volatile floating gate memories. Thesis, Aix Marseille University, F; 2008.
3. Leakage paths identification in NVM using biased data retention;Postel-Pellerin;Microelectron. Reliab.,2010
4. Data retention under gate stress on a NVM array;Djenadi;Solid State Electron.,2012
5. Cast: An electrical stress test to monitor single bit failures in flash-EEPROM structures
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. SuperCAST: a full free addressable memory array;2022 IEEE 34th International Conference on Microelectronic Test Structures (ICMTS);2022-03-21
2. Impact of resistive paths on NVM array reliability: Application to Flash & ReRAM memories;Microelectronics Reliability;2016-09