Author:
Fiori Vincent,Ewuame Komi-Atchou,Gallois-Garreignot Sébastien,Jaouen Hervé,Tavernier Clément
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference24 articles.
1. International Technology Roadmap for Semiconductors (ITRS), 2010.
2. Liu CMS, et al., Advanced flip-chip package solution for 28nm Si node and beyond. In: IEEE 62nd Electronic components and technology conference; 2012. p. 436–8.
3. Lan C-Y, et al., Cu pillar exposed-die molded FCCSP for mobile devices. In: IEEE 62nd Electronic components and technology conference; 2012. p. 886–91.
4. Vardaman EJ. Cost Comparison for flip chip, gold wire bond, and copper wire bond packaging. In: IEEE 60th Electronic components and technology conference; 2010. p. 10–3.
5. Pan SJ. A comparison of electrical performance between a wire bonded and a flip chip CSP package. In: 28th International electronics manufacturing technology symposium; 2003. p. 125–30.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献