1. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing;Schroder;J Appl Phys,2003
2. Kimizuka N, Yamamoto T, Mogami T, Yamaguchi K, Imai K, Horiuchi T. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling. VLSI symposium technical digest, 1999. p. 73–4.
3. The impact of PMOST bias-temperature degradation on logic circuit reliability performance;Lee;Microelectron Reliab,2005
4. Cheng G, Chuah KY, Li MF, Chan DSH, Ang CH, Zheng JZ, et al. Dynamic NBTI of PMOS transistors and its impact on device lifetime. In: Proceedings of international reliability physics symposium, 2003. p. 196–202.
5. Krishnan AT, Reddy V, Chakravarthi S, Rodriguez J, Soji J, Krishnan S. NBTI impact on transistor and circuit: models, mechanisms and scaling effect. International electron device meeting technical digest, 2003. p. 865–8.