Author:
Jang J.T.,Kim Y.C.,Bong W.H.,Kwon E.K.,Kwon B.J.,Jeon J.S.,Kim H.G.,Son I.H.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference4 articles.
1. Warren R, Anderson et al. ESD protection for mixed-voltage I/O using STNMOS in cascode configuration “EOS/ESD symposium”, 1998; pp. 54–62.
2. Physical limitation of the cascoded snapback nMOS ESD protection capability due to the non-uniform turn-off;Vashchenko;IEEE Trans on device and material reliability,2004
3. The failure mechanism of HVT I/O buffer under ESD;Lee;IRPS,2003
4. Ramaswamy S. A unified substrate current model for weak and strong impact ionization in sub 0.25um nMOS devices. in Tech. Dig. IEDM 1997;885–8.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献