Author:
Alorda Bartomeu,Torrens Gabriel,Bota Sebastia,Segura Jaume
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference27 articles.
1. International technology roadmap for semiconductors. .
2. The impact of random device variation on SRAM Cell stability in sub-90-nm CMOS Technologies;Agarwal;IEEE Trans Very Large Scale Integr (VLSI) Syst,2008
3. 0.248μm2 and 0.334μm2 conventional bulk 6T-SRAM bit-cells for 45nm node low cost – general purpose applications;Boeuf;VLSI Technol,2005
4. Wu SW et al. A highly manufacturable 28nm CMOS low power platform technology with fully functional 64Mb SRAM using dual/tripe gate oxide process. VLSI Technology. In: 2009 Symposium on, p. 210–211.
5. Static noise margin variation for sub-threshold SRAM in 65-nm CMOS;Calhoun;IEEE J Solid-State Circ,2006
Cited by
21 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献