1. Use of test structures for a wafer level reliability monitoring;Papp;IEEE ICMTS,1996
2. Schafft H et al. Design of experiments and innovative measurement for BIR. In: International Wafer Level Reliability Workshop; 1991. p. 229–37
3. Toward a building-in reliability approach;Schafft;Microelectron. Reliab.,1997
4. Building reliability into an EPROM cell using in-line WLR monitors;Madson;IEEE IRW,1996
5. Evolution in VLSI reliability engineering;Crook;IEEE IRPS,1990