1. Hisamoto D, Kaga T, Kawamoto Y, Takeda E. A fully depleted lean-channel transistor (DELTA) – a novel vertical ultra thin SOI MOSFET. In: IEDM tech dig; December 1989. p. 833–6.
2. Park T, Choi S, Lee DH, Yoo JR, Lee BC, Lee CG, et al. Fabrication of body-tied double-gate MOSFETs (Omega MOSFETs) using bulk Si wafers. In: Symp VLSI tech; June 2003. p. 135–46.
3. Choi YK, Lindert N, Xuan P, Tang S, Daewon H, Anderson E, et al. Sub-20nm CMOS FinFET technologies. In: IEDM tech dig; December 2001. p. 421–4.
4. Cho HJ, Choe JD, Li M, Kim JY, Chung SH, Oh CW, et al. Fin width scaling criteria of body-tied FinFET in sub-50nm regime. In: Tech dig dev res conf; 2001. p. 26–7.
5. Yang FL, Lee EH, Chen HY, Chang CY, Liu SD, Huang CC, et al. 5nm gate nanowire FinFET. In: Symp VLSI tech; June 2004. p. 196–7.