Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference14 articles.
1. Single-electron transistors fabricated with sidewall spacer patterning;Park;Superlattice Microstruct,2003
2. Sub-100nm MOSFET fabrication with low temperature resist trimming process;Mathew;Thin Solid Films,2004
3. Kaneko A, Yagishita A, Yahashi K et al. Sidewall transfer process and selective gate sidewall spacer formation technology for sub-15nm FinFET with elevated source/drain extension Tech. In: Int. electron. meet IEDM; 2005. p. 844–7.
4. How crucial is back gate misalignment/oversize in double gate MOSFETs for ultra-low-voltage analog/rf applications;Kranti;Solid-State Electron,2008
5. Parasitic effects depending on shape of spacer region on FinFETs;Kobayashi;ECS Trans,2007
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献