Author:
Huang Chih-Yao,Chen Wei-Fang,Chuan Song-Yu,Chiu Fu-Chien,Tseng Jeng-Chou,Lin I-Cheng,Chao Chuan-Jane,Leu Len-Yi,Ker Ming-Dou
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference11 articles.
1. ESD protection for deep-submicron CMOS technology using gate-coupled CMOS trigger lateral SCR structure;Ker;IEDM Techn. Digest,1995
2. Rountree RN, Duvvury C, Maki T, Stiegler H. A process tolerant input protection circuit for advanced CMOS processes. In: Proceedings of EOS/ESD Symposium; 1998
3. Chaterjee A, Polgreen T, A low-voltage triggering SCR for on-chip ESD protection at output and input pads. In: Symposium VLSI Technology; 1990. p.75–6
4. ESD, a pervasive reliability concern for IC technologies;Duvvury;Proc. IEEE,1993
5. Extraction of eleven model parameters for consistent reproduction of lateral bipolar snapback high-current I–V characteristics in NMOS devices;Chen;IEEE Electron. Dev.,2001
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献