Author:
Galy Ph.,Lim T.,Bourgeat J.,Jimenez J.,Heitz B.,Marin-Cudraz D.,Benech Ph.,Fournier J.M.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference15 articles.
1. The ideal NPN vertical BIMOS transistor: analytical model, simulation and experimental results of collector current;Galy;IJE Electron,1996
2. SCR device with dynamic holding voltage for on-chip ESD protection in 0.25nm fully salicided CMOS process;Ker;IEEE Trans Electron Dev,2004
3. Galy P, et al. BIMOS transistor and its application in ESD protection in advanced CMOS, technology. ICICDT2012.
4. Sarro JD, et al. A dual base triggered SCR with very low leakage current and adjustable trigger voltage. In: EOS/ESD, symposium; 2008.
5. Bo Y, et al. A Novel Dual SCR Device for ESD Protection. In: 2009 IEEE 8th international conference on ASIC (ASICON); 2009. p. 789–91.