1. Huff HR, Hou A, Lim C, Kim Y, Barnett J, Bersuker G, et al. Integration of high-κ gate stacks into planar scaled CMOS integrated circuits. Nano and Giga Challenges in Microelectronics, Moscow, 2002
2. CMOS scaling and process history, design principles, and hardening by design methodologies;Lacoe;IEEE NSREC Short Course,2003
3. CMOS scaling into the 21st century: 0.1 μm and beyond;Taur;IBM J. Res. Develop.,1995
4. Scaling the gate dielectric: materials, integration, and reliability;Buchanan;IBM J. Res. Develop.,1999
5. Bohr M. Intel’s 90 nm technology: Moore’s Law and more. Available from