1. Faure C, Val A, Couderc P, Chandler N, Preziosi E, Ousten Y, et al. 3D system-in-package: technology improvements for volume manufacturing. In: IMAPS MicroTech 2006, Cambridge, 7–8 March; 2006.
2. Laser processing for microelectronics packaging applications;Illyefalvi-Vitéz;Microelectron Reliab,2001
3. Yole Development. Market trends for 3D stacking. In: EMC 3D; June 2007.
4. Johnson CS. 3D TSV chips take off. Semicond Int; 2007.
5. Garrou P. Wafer level 3D integration: peaks in packaging, Whitefish Montana; szept 2007.