Author:
Shen Li-Cheng,Chien Chien-Wei,Cheng Hsien-Chie,Lin Chia-Te
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference15 articles.
1. Current status of research and development for three-dimensional chip stack technology;Takahashi;Jpn J Appl Phys,2001
2. System-level performance evaluation of three-dimensional integrated circuits;Rahman;IEEE Trans Very Large Scale Integr VLSI Syst,2000
3. Hon R, Lee SWR, Zhang SX, Wong CK. Multi-stack flip chip 3D packaging with copper plated through-silicon vertical interconnection. In: Proc 7th electronics packaging technology conference, Singapore, 7–9 December; 2005. p. 385–9.
4. Through-wafer copper electroplating for three dimensional interconnects;Nguyen;J Micromech Microeng,2002
5. Dixit P, Miao J. Fabrication of high aspect ratio 35 μm pitch interconnects for next generation 3-D wafer level packaging by through-wafer copper electroplating. In: Electronic components and technology conference, 30 May–2 June; 2006. p. 338–93.
Cited by
46 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献