Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference18 articles.
1. Development of through silicon via (TSV) interposer technology for large die (21×21mm) fine-pitch Cu/low-k FCBGA package;Zhang,2009
2. Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps;Selvanayagam;IEEE Trans. Adv. Packag.,2009
3. Multi-die chip on wafer thermo-compression bonding using non-conductive film;Hiner,2015
4. 3D advanced integration technology for heterogeneous systems;Vivet,2015
5. Chip-package-interaction modeling of ultra low-K/copper back end of line;Liu,2007
Cited by
23 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献