Author:
Lau W.S.,Yang Peizhen,Eng C.W.,Ho V.,Loh C.H.,Siah S.Y.,Vigar D.,Chan L.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference16 articles.
1. Stress memorization technique (SMT) by selectively strained-nitride capping for sub-65nm high-performance strained-Si device application;Chien;Proc Symp VLSI Technol,2004
2. Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing;Yang;IEDM Tech Dig,2004
3. Advanced engineering mathematics;Kreyszig,1999
4. Leff extraction for sub-100nm MOSFET devices;Ye;Solid-State Electron,2004
5. Improved split C–V method for effective mobility extraction in sub-0.1-μm Si MOS transistor;Romanjek;IEEE Electron Dev Lett,2004
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献