1. A model for gate-oxide breakdown in CMOS inverters;Rodriguez;IEEE Electron Dev Lett,2003
2. Rodriguez R, Stathis JH, Linder BP. Modeling and experimental verification of the effect of gate oxide breakdown on CMOS inverters. Presented at IEEE international reliability physics symposium; 2003.
3. Stutzke N, Cheek BJ, Kumar S, Baker RJ, Moll AJ, Knowlton WB. Effects of circuit-level stress on inverter performance and MOSFET characteristics. Presented at IEEE international integrated reliability workshop; 2003.
4. Ogas ML, Southwick RG, Cheek BJ, Baker RJ, Gennadi B, Knowlton WB. Survey of oxide degradation in inverter circuits using 2.0nm MOS devices. Presented at IEEE international integrated reliability workshop; 2004.
5. Huang HM, Ko CY, Yang ML, Liao PJ, Wang JJ, Oates A, Wu K. Gate oxide multiple soft breakdown (multi-SBD) impact on cmos inverter. Presented at IEEE international reliability physics symposium; 2004.