Author:
Kim Dae-Hyun,Cha Soonyoung,Milor Linda S.
Funder
National Science Foundation
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference17 articles.
1. Frontend wearout modeling from device to system with power/ground signature analysis;Cha,2014
2. Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing;Schroder;J. Appl. Phys.,2003
3. Impact of random soft oxide breakdown on SRAM energy/delay drift;Wang;IEEE Trans. Device Mater. Reliab.,2007
4. A 45nm SOI embedded DRAM macro for POWER™ processor 32MByte on-chip L3 cache;Barth;IEEE J. Solid State Circuits,2011
5. 3D stackable 32 nm high-K/metal gate SOI embedded DRAM prototype;Golz,2011
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献