Author:
Yu Ching-Feng,Huang Yu-Wei,Ouyang Tsung-Yu,Cheng Shau-Fei,Chang Hsiang-Hung,Hsiao Chih-Cheng
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference17 articles.
1. Warpage simulation for the reconstituted wafer used in fan-out wafer level packaging;Chiu;Microelectron. Reliab.,2018
2. Warpage simulation and experimental verification for 320 mm × 320 mm panel level fan-out packaging based on die-first process;Su;Microelectron. Reliab.,2018
3. High performance heterogeneous integration on fan-out RDL interposer;Chen,2019
4. S.C. Hung S.H. Wu Y.W. Huang , Electronic Device Having via Array Substrate, U.S. patent, 2022, 62/978,167.
5. Heterogeneous integration of a fan-out wafer-level packaging based foldable display on elastomeric substrate;Alam,2019
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献