1. Rearick J. Too much delay fault coverage is a bad thing. In: Proceedings of the IEEE international test conference; 2001. p. 624–33.
2. Chen G, Reddy SM, Pomeranz I. Procedures for identifying untestable and redundant transition faults in synchronous sequential circuits. In: Proceedings of the 21st international conference on computer design (ICCD’03); 2003. p. 36–41.
3. Majumder S, Agrawal VD, Bushnell ML. Path delay testing: variable-clock versus rated-clock. In: Proceedings of the 11th international conference on VLSI design; January 1998. p. 470–5.
4. Bose S, Agrawal VD. Sequential logic path delay test generation by symbolic analysis. In: Proceedings of the 4th Asian test symposium; November 1995. p. 353–9.
5. Barzilai Z, Rosen B. Comparison of AC self-testing procedures. In: Proceedings of the IEEE international test conference; 1983. p. 89–94.