Author:
Lofrano M.,Croes K.,De Wolf I.,Wilson C.J.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Safety, Risk, Reliability and Quality,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference13 articles.
1. A model for stress-induced metal notching and voiding in very large-scale-integrated Al–Si(1%) metallization;McPherson;J Vac Sci Tech,1987
2. Ogawa ET, McPherson JW, Rosal JA, Dickerson KJ, Chiu T-C, Tsung LY et al. Stress-induced voiding under vias connected to wide cu metal leads. In: Proc 40th IEEE international reliability physics symposium, Dallas, 2002. p. 312–20.
3. Croes K, Wilson CJ, Lofrano M, Travaly Y, De Roest D, Tokei Zs. Time and temperature dependence of early stage stress-induced-voiding in cu/low-k interconnects. In: Proc 47th IEEE international reliability physics symposium, Montreal, 2009. p. 457–63.
4. Gan D, Wang G, Ho PS. Effects of dielectric material and line width on thermal stresses of Cu line structures. In: Proc 5th international interconnect technology conference, Burlingame, 2002. p. 271–73.
5. Besser PR, Jiang Q-T. Mechanical strain evolution in Cu/low-K interconnect lines. In: Proc materials research society fall meeting, Symposium, Boston, 795, 2004, pp. 3–8.