1. ESD failure mechanisms of analog I/O cells in 0.18-μm CMOS technology;Ker;IEEE Trans Dev Mater Reliab,2006
2. ESD: circuits and devices;Voldman,2006
3. ESD: RF technology and circuits;Voldman,2006
4. Boselli G, Rodriguez J, Duvvury C, Smith J. Analysis of ESD protection components in 65nm CMOS technology: scaling perspective and impact on ESD design window. In: Proc. EOS/ESD Symposium, 2005. p. 43–52.
5. Wu J, Juliano P, Rosenbaum E. Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions. In: Proc. EOS/ESD Symposium, 2000. p. 287–95.