1. B. Luther, J.F. White, C. Uzoh, T. Cacouris, J. Hummel, W. Guthrie, N. Lustig, S. Greco, N. Greco, S. Zuhoski, P. Agnello, E. Colgan, S. Mathad, L. Saraf, E.J. Weitzman, C.K. Hu, F. Kaufman, M. Jaso, L. Buchwalter, S. Reynolds, C. Smart, D. Edelstein, E. Baran, S. Cohen, C. Knoedler, J. Malinowski, J. Horkans, H. Deligianni, J. Harper, P. Andricacos, P. Paraszczak, D. Pearson, M. Small, Proc. 10th VLSI Multilevel Interconnections Conf., IEEE, New York, 1993, p. 15.
2. K. Wong, S. Kaja, P. DeHaven, IBM J. Res. Dev. (1998) 42–45.
3. D. Edelstein, J. Heidenreich, R. Goldblatt, W. Cote, C. Uzoh, N. Lustig, P. Roper, T. McDevitt, W. Motsiff, A. Simon, J. Dukovic, R. Wachnik, H. Rathore, R. Schulz, L. Su, S. Luce, J. Slattery, Proc. IEDM 97, IEEE (1997) 773.
4. J. Reid, S. Mayer, E. Broadbent, E. Klawuhn, K. Ashtiani, Factors Influencing Damascene Feature Fill Using Copper PVD and Electroplating, Solid State Technology, July 2000.
5. H. Talieh, Method and Apparatus for Electrochemical Mechanical Deposition, U.S. Patent 6,176,992 B1, January 23, 2001.