1. M.A. Gaynes et al., High Density Integrated Circuit Packaging With Chip Stacking and via Interconnections, US Patent 6002177A, 1999.
2. J. Knickerbocker et al., 3D silicon integration, in: 58th IEEE Electronic Components and Technology Conference (ECTC), 2008, pp. 538–543.
3. E. Kälvesten et al., Electrical Connections in Substrates, US7560802 B2, 2009.
4. High density through-wafer via technology;Bauer;NSTI-Nanotech 2007,2007