Author:
Murray Jacob,Wettin Paul,Pande Partha Pratim,Shirazi Behrooz
Reference10 articles.
1. Chen, G., et al., 2014. A 340mV-to-0.9V 20.2Tb/s source-synchronous hybrid packet/circuit-switched 16×16 Network-on-Chip in 22nm tri-gate CMOS. In: Proceedings of IEEE International Solid-State Circuits Conference. pp. 276–278.
2. Flich, J., Mejia, A., Lopez, P., Duato, J., 2007. Region-based routing: an efficient routing mechanism to tackle unreliable hardware in Network on Chips. In: First International Symposium on Networks-on-Chip. NOCS 2007, May 7–9, 2007. pp. 183–194.
3. A survey and evaluation of topology-agnostic deterministic routing algorithms;Flich;IEEE Trans. Parallel Distrib. Syst.,2012
4. Held, J., et al., 2006. From a few cores to many: a tera-scale computing research review, Intel White Paper.
5. Howard, J., et al., 2010. A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS. In: Proceedings of the International Solid-State Circuits Conference, February 2010.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献