Author:
Chandrasetty Vikram Arkalgud,Aziz Syed Mahfuzul
Reference32 articles.
1. An area efficient LDPC decoder using a reduced complexity min-sum algorithm;Chandrasetty;Integr. VLSI J.,2012
2. Fully parallel stochastic LDPC decoders;Sharifi Tehrani;IEEE Trans. Signal Process.,2008
3. S. Tolouei, A.H. Banihashemi. FPGA implementation of variants of min-sum algorithm. in 24th Biennial Symposium on Communications, Kingston, ON, 2008.
4. A low-cost serial decoder architecture for low-density parity-check convolutional codes;Bates;IEEE Trans. Circuits Syst. I Regul. Pap.,2008
5. S.M.E. Hosseini, C. Kheong Sann, G. Wang Ling. A reconfigurable FPGA implementation of an LDPC decoder for unstructured codes. in: 2nd International Conference on Signals, Circuits and Systems, Monastir, 2008.