1. DRAM technology – history & challenges;Cha;IEDM Short Course,2011
2. The multistable charge-controlled memory effect in SO1 MOS transistors at low temperatures;Tack;IEEE Trans Electron Devices,1990
3. A SOI capacitor-less IT-DRAM concept;Okhonin;IEEE Int SOI Conf Proc,2001
4. A simple 1-transistor capacitor-less memory cell for high performance embedded DRAMS;Fazan;Custom Integr Circ Conf,2002
5. Ranica R, Villaret A, Fenouillet-Beranger C, Malingel P, Mazoyerl P, Masson P, et al. A capacitor-less DRAM cell on 75nm gate length, 16nm thin fully depleted SOI device for high density embedded memories. International electron device meetings; December, 2005. p. 277–80.