Author:
Pathak Shruti,Gupta Sumreti,Rathi Aarti,Srinivasan P.,Dixit Abhisek
Funder
Indian Institute of Technology Delhi
Reference24 articles.
1. Characterization and analysis of hot carrier degradation under DC and large-signal RF stress in a PDSOI floating-body NFET-based power amplifier cell under WiFi operating conditions;Rathi;IEEE Trans on Device and Materials Reliab,2022
2. Investigation of hot-carrier degradation in 0.18-µm MOSFETs for the evaluation of device lifetime and digital circuit performance;Gupta;IEEE Trans on Device and Materials Reliab,2019
3. Doubling or quadrupling MuGFET fin integration scheme with higher pattern fidelity, lower CD variation and higher layout efficiency;Rooyackers;IEEE International Electron Devices Meeting,2006
4. Witters L, et al. Integration of tall triple-gate devices with inserted-TaxNy gate in a 0.274 µm2 6T-SRAM cell and advanced CMOS logic circuits. 2005 VLSI Tech Digest:106-7.
5. On the flicker noise in submicron silicon MOSFETs;Simeon;Solid-State Electron,1999