1. Lee W-S. Future memory technologies. In: International conference on solid-state and integrated-circuit technology (ICSICT); 2008. p. 1–4.
2. Jang J, Kim Hs, Choi W, Cho H, Kim J, Shim SI, Jang Y, Jeong Jh, Son Bk, Kim DW, Shim Jj, Lim, JS, Kim Kh, Yi SY, Lim Jy, Chung D, Moon Hc, Hwang S, Lee Jw, Son Yh, in CU, Lee W-s. Vertical cell array using tcat (terabit cell array transistor) technology for ultra high density nand flash memory. In: VLSI Symp. Tech. Dig; 2009. p. 192–3.
3. Tanaka H, Kido M, Yahashi K, Oomura M, Katsumata R, Kito M, Fukuzumi Y, Sato M, Nagata Y, Matsuoka Y, Iwata Y, Aochi H, Nitayama A. Bit cost scalable technology with punch and plug process for ultra high density flash memory. In: VLSI Symp. Tech. Dig; 2007. p. 14–15.
4. A thermionic electron emission model for charge retention in sanos structures;Nozawa;Jpn J Appl Phys,1982
5. Investigation of charge-trap memories with AIN based band engineered storage layers;Molas;Solid-State Electron,2011