1. Rodder M, Hanratty M, Rogers D, Laaksonen T, Hu J, Murtaza S, et al. A 0.10μm gate length CMOS technology with 30A gate dielectric for 1.0–1.5V applications. In: IEDM; 1997. p. 223–6.
2. Okumura Y, Shirahata M, Hachisuka A, Okudaira T, Arima H, Matsukawa T. A novel source-to-drain non uniformly doped channel (NUDC) MOSFET for high current drivability and threshold voltage controllability. In: IEDM; 1990. p. 391–4.
3. Hori T. A 0.1μm CMOS technology with tilt-implanted punchthrough stopper (TIPS). In: IEDM; 1994. p. 75–8.
4. Characterization and modeling of mismatch in MOS transistors for precision analog design;Lakshmikumar;IEEE J Solid-State Circuits,1986
5. Quantitative evaluation of statistical variability sources in a 45nm technological node LP N-MOSFET;Cathignol;IEEE Electron Dev Lett,2008