Author:
Pandey Nilesh,Pahwa Girish,Chauhan Yogesh Singh
Funder
Department of Science and Technology
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference39 articles.
1. Does source-to-drain tunneling limit the ultimate scaling of MOSFETs?;Wang;IEDM Tech Dig,2002
2. Lundstrom, On the performance limits for Si MOSFETs: A theoretical study;Assad;IEEE Trans Electron Devices,2000
3. M. Luisier, M. Lundstrom, D.A. Antoniadis, J. Bokor, Ultimate device scaling: Intrinsic performance comparisons of carbon-based InGaAs and Si field-effect transistors for 5 nm gate length, Proc. Int. Electron. Devices Meeting, pp. 11.2.1-11.2.4., 2011, DOI: 10.1109/IEDM.2011.6131531.
4. Comprehensive simulation study of direct source-to-drain tunneling in ultra-scaled Si Ge and III-V DG-FETs;Jiang;IEEE Trans. Electron Devices,2017
5. R. Chau, S. Datta, and A. Majumdar, Opportunities and challenges of III–V nanoelectronics for future high-speed, low-power logic applications, in Proc. CSIC Tech. Dig., Palm Springs, CA, Oct./Nov. 2005, pp. 17–20, DOI: 10.1109/CSICS.2005.1531740.
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献