1. Germanium-on-insulator structure realized by the Smart-Cut™ Technology;Letertre;Mater Res Soc Proc,2004
2. Performance boost of scaled Si PMOS through novel SiGe stressor for HP CMOS;Chanemougame;VLSI Tech Dig,2005
3. Electrical characterization and mechanical modeling of process induced strain in 65nm CMOS technology;Ortolland;Proc ESSDERC,2004
4. FDSOI devices with thin BOX and ground plane integration for 32nm node and below;Fenouillet-Beranger;Proc ESSDERC,2008
5. A folded channel MOSFET for deep-sub tenth micron era;Hisamoto;IEDM Technol Dig,1998