1. T. McHugh and P. Mumola, `Visualizing film thickness via whole-wafer imaging', Solid State Technol., (1996) S11.
2. O'Mara, Planarization by Chemical-Mechanical Polishing for Multilevel Metal Integrated Circuits, O'Mara and Associates, Palo Alto, CA, 1994.
3. K. Holland and T. Bibby, Planarization by CMP for ULSI Applications, Taiwan IC Tech. Conf., add., 1995, p. 11.
4. K. Holland, T. Bibby, L. Williams, R. Cruz, J. Lee, B. Kraus, P. Parikh and D. Levedakis, Chemical mechanical polishing of high density plasma deposited oxides for planarized interlevel dielectric, Sernicon-Japan, 1995.
5. G. Dishon and M. Finarov, Monitoring Choices of CMP Planarization Processes, Proc. Second Ann. Chem.-Mechan. Pol. (CMP) for ULSI Multilevel Interconnect. Conf., 1997, 391.