1. Modelling of write/erase and charge retention characteristics of floating gate EEPROM devices
2. O. Nakamura, T. Ohkawa, M. Nakagawa, T. Ohmi, 9th International Conference on Production Engineering, Osaka, Japan, 29 Aug.–1 Sep., 1999, The Japan Society for Precision Engineering (JSPE), JSPE publication series No. 3, 1999, p. 426.
3. T. Ohmi, Y. Minami, K. Kawada, Y. Tanabe, N. Ikeda, A. Morimoto, US patent No. 6093662, 25 July, 2000.
4. Y. Tanabe, Y. Nakatsuka, S. Sakai, T. Miyazaki, T. Nagahama, IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings, 6–8 Oct., 1997, San Francisco, California, 1997, p. 49.
5. T. Nagahama, N. Yamamoto, Y. Hanaoka, M. Saito, Y. Tanabe, Proceedings of the 6th International Conference on Advanced Thermal Processing of Semiconductors (RTP'98), Sep. 9–11, 1998, Kyoto, Japan, 1998, p. 140.