Author:
Coyette Anthony,Esen Baris,Dobbelaere Wim,Vanhooren Ronny,Gielen Georges
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference19 articles.
1. An implicit enumeration algorithm to generate tests for combinational logic circuits;Goel;IEEE Trans. Comput.,1981
2. On the acceleration of test generation algorithms;Fujiwara;IEEE Trans. Comput.,1983
3. Built-in self-test for phase-locked loops;Hsu;IEEE Trans. Instrum. Meas.,2005
4. G. Renaud, M.J. Barragan, S. Mir, Design of an on-chip stepwise ramp generator for ADC static BIST applications, in: Proceedings of the 20th International Mixed-Signal Testing Workshop (IMSTW), IEEE, 2015, pp. 1–6.
5. Built-in self-test (BIST) structure for analog circuit fault diagnosis;Wey;IEEE Trans. Instrum. Meas.,1990
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献