Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference28 articles.
1. Networks on chips: A new SoC paradigm;Benini;IEEE Comput.,2002
2. S. Kumar, A. Jantsch, J.P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, A. Hemani, A network on chip architecture and design methodology, in: Proc. ISVLSI, 2002, pp. 117–124.
3. W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in: Proc. DAC, 2001, pp. 684–689.
4. The torus routing chip;Dally;Distrib. Comput.,1986
5. J. Balfour, W.J. Dally, Design tradeoffs for tiled CMP on-chip networks, in: Proc. ACM Super Computing, 2006, pp. 390–401.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献