Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference24 articles.
1. Scheduling tests for VLSI systems under power constraints, inter-plane communication methods for 3-d ics;Rahimian;J. Low Power Electron.,2012
2. Itc 2002 SoC benchmarking initiative.
3. R. Weerasekera, L. Zheng, D. Pamunuwa, H. Tenhunen, Extending systems-on-chip to the third dimension: Performance, cost and technological tradeoffs, in: Proc. Int.Conference on Computer-Aided Design, 2007, pp. 212–219.
4. Test wrapper and test access mechanism co-optimization for system-on-chip;Iyengar;J. Electron. Test. Theory Appl.,2002
5. Y. Zorian, E.J. Marinissen, M. Lousberg, S.K. Goel, Wrapper design for embedded core test, in: Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159), 2000, pp. 911–920.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献