1. B.H. Calhoun, Yu Cao, Xin Li, Ken Mai, L.T. Pileggi, R.A. Rutenbar, K.L. Shepard, Digital circuit design challenges and opportunities in the era of nanoscale CMOS, in: Proceedings of the IEEE, vol. 96, issue 2, February 2008, pp. 343–365.
2. A 160mV robust Schmitt trigger based subthreshold SRAM;Kulkarni;IEEE Journal of Solid-State Circuits,2007
3. L. Chang, D.M. Fried, J. Hergenrother, J.W. Sleight, R.H. Dennard, R.K. Montoye, L. Sekaric, S.J. McNab, A.W. Topol, C.D. Adams, K.W. Guarini, W. Haensch, Stable SRAM cell design for the 32nm node and beyond, in: Proceedings of the 2005 Symposium on VLSI Technology, Digest of Technical Papers, June 2005, pp. 128–129.
4. A 256kb 65nm sub-threshold SRAM design for ultra-low-voltage operation;Calhoun;IEEE Journal of Solid-State Circuits,2007
5. T. Kim, J. Liu, J. Keane, C.H. Kim, A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme, in: Proceedings of the IEEE International Conference on Solid-State Circuits, ISSCC 2007, Digest of Technical Papers, February 2007, pp. 330–331.