Publisher
Springer Nature Singapore
Reference23 articles.
1. Ahlawat S, Siddharth, Rawat B, Mittal P (2021) A comparative performance analysis of varied 10T SRAM cell topologies at 32 nm technology node. International conference on modeling, simulation and optimization
2. Aly RE, Bayoumi MA (2007) Low-power cache design using 7T SRAM cell. IEEE Trans Circ Syst II Express Briefs 54(4):318–322
3. Bharti R, Mittal P (2021) Comparative analysis of different types of inverters for low power at 45 nm. In: 3rd IEEE international conference on advances in computing, communication control and networking (ICAC3N-21)
4. Calhoun BH, Wang A, Chandrakasan A (2005) Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J Solid-State Circ 40(9):1778–1786
5. Chaturvedi M, Garg M, Rawat B, Mittal P (2021) 8T SRAM bit cell with improved read stability for 90 nm technology node. International conference on simulation, automation, & smart manufacturing (SASM)