1. Low-power system-on-chip architecture for wireless LANs;Bisdounis;IEE Proc.-Comput. Digital Technol.,2004
2. Optimal Design of Analog Low-Power Systems;Rocha,2004
3. threshold voltage scaling for low power CMOS;Gonzalez;IEEE Transactions on Solid-State Circuits,1997
4. S. Christoph, B. Becker, On the generation of multiplexer circuits for pass transistor logic, Proceedings of the Conference on Design, Automation and Test in Europe, Paris, France, 2000, pp. 372–379.
5. A 200MHz pipelined multiplier using 1.5V-supply multiple-valued MOS current-mode circuits with dual-rail source-coupled logic;Hanyu;IEEE J. Solid-State Circuits,1995