1. D. Ernst, N.S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, T. Mudge, B. Ave, A. Arbor, Razor: a low-power pipeline based on circuit-level timing speculation, in: Proceedings of International Symposium on Microarchitecture, 2003, pp. 7–18.
2. A self-tuning DVS processor using delay-error detection and correction;Das;IEEE J. Solid-State Circuits,2006
3. RazorII: in situ error detection and correction for PVT and SER tolerance;Das;IEEE J. Solid-State Circuits,2009
4. A 45nm resilient microprocessor core for dynamic variation tolerance;Bowman;IEEE J. Solid-State Circuits,2011
5. Razor-lite: a light-weight register for error detection by observing virtual supply rails;Kwon;IEEE J. Solid-State Circuits,2014