1. Models for subthreshold and above-threshold currents in 0.1-gm pocket n-MOSFETs for low-voltage applications;Pang;IEEE Trans. Electron Devices,2002
2. Y. Takao, S. Nakai, Y. Tagawa, et al., 0.65V device design with high-performance and high-density 100nm CMOS technology for low operation power application, in: Digest of Technical Papers of Symposium on VLSI Technology, 2002, pp. 122–123.
3. S.W. Sun, P.G.Y. Tsui, Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation, in: Proceedings of the IEEE Custom Integrated Circuits Conference, 1994, pp. 267–270.
4. The impact of device scaling on the current fluctuations in MOSFET's;Tsai;IEEE Trans. Electron Devices,1994
5. Y. Li, J.-W. Lee, S.M. Sze, Optimization of the anti-punch-through implant for ESD protection circuit design, Jpn. J. Appl. Phys. (42) (2003) 2152–2155.