Author:
Chen Hongmei,Pan Yunsheng,Yin Yongsheng,Lin Fujiang
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference13 articles.
1. A statistics-based digital background calibration technique for pipelined ADCs;Mafi;Integr. VLSI J.,2015
2. Split-ADC baseddigital background calibration for time-interleaved ADC;Rui;J. Electron.,2012
3. Time interleaved converter array;Black;IEEE J. Solid-State Circuits,1980
4. B.Razavi, Problem of timing mismatch in interleaved ADCs, in: Proceedings of the IEEE Custom Integrated Circuits Conference 2012, San Jose, CA, September, 2012, pp. 1–8.
5. An 8-bit 0.333-2GS/s configurable time-Interleaved SAR ADC in 65nm CMOS;Li;J. Circuits, Syst. Comput.,2015
Cited by
20 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献