Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference28 articles.
1. Buffer delay change in the presence of power and ground noise;Chen;IEEE Trans. Very Large Scale Integr. Syst.,2003
2. Analysis and design of on-chip decoupling capacitors;Charania;IEEE Trans. Very Large Scale Integr. Syst.,2013
3. Clock skew optimization;Fishburn;IEEE Trans. Comput.,1990
4. Y. Wang, W.-S. Luk, X. Zeng, J. Tao, C. Yan, J. Tong, W. Cai, J. Ni, Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays, in: Proceedings of IEEE/ACM Design Automation Conference, 2008, pp. 223–226.
5. Clock skew optimization for peak current reduction;Benini;J. VLSI Signal Process. Syst. Signal Image Video Technol.,1997