Author:
Jiao Hailong,Qiu Yongmin,Kursun Volkan
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference41 articles.
1. R. Riedlinger, R. Bhatia, L. Biro, B. Bowhill, E. Fetze,r P. Gronowski, T. Grutkowski, A 32nm 3.1 billion transistor 12-wide-issue Itanium processor for mission-critical servers, in: Proceedings of IEEE International Solid-State Circuits Conference, February, 2011, pp. 84–85
2. Circuit and physical design implementation of the microprocessor chip for the zEnterprise system;Warnock;IEEE J. Solid-State Circuits,2012
3. A 40nm 16-Core 128-thread SPARC SoC processor;Shin;IEEE J. Solid-State Circuits,2011
4. Bit cell optimizations and circuit techniques for nanoscale SRAM design;Hamzaoglu;IEEE Des. Test. Comput.,2011
5. A.J. Bhavnagarwala, S.V. Kosonocky, M. Immediato, D. Knebel, A.M. Haen, A pico-joule class, 1GHz, 32KByte x 64b DSP SRAM with self reverse bias, in: Proceedinsg of IEEE Symposium on VLSI Circuits, June 2003, pp. 253–254
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献